

Intel® 82580EB/82580DB Gigabit Ethernet Controller

Networking Division (ND)

FEATURES

External Interfaces Provided:

- PCIe v2.0 (5Gbps and 2.5Gbps) x4/x2/x1; called PCIe in this document.
- MDI (Copper) standard IEEE 802.3 Ethernet interface for 1000BASE-T, 100BASE-TX, and 10BASE-T applications (802.3, 802.3u, and 802.3ab)
- Serializer-Deserializer (SERDES) to support 1000Base-SX/ LX (optical fiber)
- Serializer-Deserializer (SERDES) to support 1000BASE-KX and 1000BASE-BX for Gigabit backplane applications
- SGMII interface for SFP/external PHY connections
- NC-SI or SMBus for Manageability connection to MC
- IEEE 1149.6 JTAG

Performance Enhancements:

- Intel® I/O Acceleration Technology v3.0 supported:
- Stateless offloads (Header split, RSS)
- Direct Cache Access
- PCIe v2.1 TLP Processing Hints (TPH)
- UDP, TCP and IP Checksum offload
- UDP and TCP Transmit Segmentation Offload (TSO)
- · SCTP receive and transmit checksum offload

Virtualization Ready:

- Enhanced VMDq1 support:
- Queues per port: 8 TX and 8 RX queues
- Support of up to 8 VMs per port (1 queue allocated to each VM)

iSCSI*, PXE* and UEFI* Preboot Support

- iSCSI SerDes, Fiber and Copper in Windows/Linux. SGMII is not currently supported.
- PXE SerDes, Fiber, Copper, SGMII in Windows /Linux.
- UEFI SerDes, Fiber, Copper, SGMII in Windows/Linux.

Power Saving Features:

- Advanced Configuration and Power Interface (ACPI) power management states and wake-up capability
- · Advanced Power Management (APM) wake-up functionality
- Low power link-disconnect state
- PCIe v2.1 LTR (Latency Tolerance Reporting)
- DMA Coalescing for improved system power management

IEEE802.1AS - Timing and Synchronization:

- IEEE 1588 Precision Time Protocol support
- Per-packet timestamp

Total Cost Of Ownership (TCO):

• IPMI MC pass-thru; multi-drop NC-SI

Additional Product Details:

- 17x17 PBGA package
- Estimated power: 2.8W (max) in dual port mode and 4.2W (max) in quad port mode
- Full data path Parity or ECC protection

Order # 333167-001 Revision: 2.7 September 2015



No license (express or implied, by estoppel or otherwise) to any intellectual property rights is granted by this document. Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

This document contains information on products, services and/or processes in development. All information provided here is subject to change without notice. Contact your Intel representative to obtain the latest forecast, schedule, specifications and roadmaps.

The products and services described may contain defects or errors which may cause deviations from published specifications. Copies of documents which have an order number and are referenced in this document may be obtained by calling 1-800-548-4725 or by visiting www.intel.com/design/literature.htm.

Intel and the Intel logo are trademarks of Intel Corporation in the U.S. and/or other countries.

 $\ensuremath{^{*}}$ Other names and brands may be claimed as the property of others.

© 2015 Intel Corporation.



Revisions

Rev	Date	Notes
0.30	Dec 2008	Initial public release of early materials.
0.31	Jan 2009	Chapter 2.0. Signals connected to the E14, F14, N12, R1, R2 and T1 corrected according to the latest ballout.
		Section 11.4. Updated power consumption estimates.
		Table 11-21. Corrected packaging information in the table. Now listed consistently as 17x17 PBGA package.
0.5	2 April 2009	Updated EAS source used as base.
1.0	12 June 2009	Updated design information chapter added; supports Samples.
1.1	1 Oct 2009	Editorial Changes.
1.2	23 Oct 2009	Chapter 12.0, Design Guidelines - 1.9V is no longer needed at the center tap. Language expressing that requirement has been removed.
		Figure 11-1 and Table 11-3 updated to correct errors.
1.3	5 Jan 2010	New EAS core added to Datasheet text.
Ī		Datasheet title updated to reflect dual and quad core capabilities.
		Datasheet title changed to cover. 'Dual' added.
		Section 1.0, Introduction language updated to indicate dual core support.
		Table 2-7, SERDES/SGMII Pins updated; now includes dual port exclusions. See asterisks.
		Table 2-8, SFP Pins updated; now includes dual port exclusions. See asterisks.
		Table 2-9, LED Output Pins updated; now includes dual port exclusions. See asterisks.
		Table 2-10, Analog Pins updated; now includes dual port exclusions. See asterisks.
		Table 2-11, Testability Pins updated; now includes dual port exclusions. See asterisks.
		Table 2-15, Pin List in Alphabetical Order updated; now summarizes all dual port exclusions. See asterisks.
		Table 4-4, PCI Functions Mapping (Legacy Mode) updated; information expanded.
		Table 6-1, EEPROM Top Level Partitioning updated; now includes dual port exclusions. See asterisks.
2.0	15 Jan 2010	Section 7.8.2.4, Size Filtering added.
		Figure 12-4, Recommended Crystal Placement and Layout on page 697 updated.
		Chapter 13.0, Thermal Management - Thermal management chapter added. added.
2.1	15 Jan 2010	Test data updated.
2.2	26 Feb 2010	Figure 12-5, Oscillator Solution on page 698 updated.
		Table 12-3, Oscillator Manufacturers and Part Numbers updated.
		Confidential stamp removed from document for posting on Developer.
2.3	5 Mar 2010	• In Section 13.4.4, Package Thermal Characteristics; Table 13-3 and Table 13-3 have been provided with updated data.
		Appendix C., Changes from the 82576; this appendix was added to the Datasheet.



Rev	Date	Notes
2.4	29 Mar 2010	In Section 6.2.5, Device ID (LAN Base Address + Offset 0x0D), the device ID was indicated as TBD because of a poorly set build variable. That has been corrected (Device ID = 1509).
		In Section 10.3.2.1.2, Request Status Command, the descriptive paragraph has been updated for clarity.
		In Section 11.7.1, Mechanical; ball, solder, and pad information has been added to the section.
2.41	25 Jun 2010	New sections:
		Section 10.3.2.4, Filtering Over SMBus
		Section 10.3.2.4.5, SMBus Troubleshooting
		Updated.
		Section 7.2.5.3, SCTP CRC Offloading updated. Note added: "Software must initialize the SCTP CRC field to zero (0x00000000) prior to requesting a CRC calculation offload."
		Table 11-14, I ² C Timing Parameters updated. See T _{HD:DAT} .
2.42	7 Jul 2010	The PCIe PHY Auto Configuration Pointer is not supported. The discussion of this capability has been removed from the datasheet.
		Two EEPROM registers exposed:
		Section 6.2.14, PCIe Init Configuration 1 (Word 0x18)
		Section 6.2.15, PCIe Init Configuration 2 Word (Word 0x19)
		Section 6.2.16, PCIe Init Configuration 3 Word (Word 0x1A)
2.43	20 Aug 2010	Updated:
		Table 2-13, Pull-Up Resistors. For NCSI_CRS_DV change Note 2 to Note 1. For NCSI_TXD[1:0] changed PD to PU.
		Section 6.11.5, PBA Number Module (Word 0x08, 0x09). This field has been updated. Its format has been changed.
		Section 11.3.1, Power Supply Specification. Value for Max Decoupling Capacitance changed to N/A
		Section 11.6.6, Oscillator Support. Information on this topic is now in Section 12.5.
2.44	9/16/2010	Updated:
		Section 6.11.5, PBA Number Module (Word 0x08, 0x09). Language updated to address questions about final format.
2.45	10/13/2010	In the 2.44 build, the link to the Appendix did not appear in the PDF. This build fixes the issue. Also updated legal section.



Rev	Date	Notes
2.46	3/23/2011	Updated document title to better reflect brand string.
		Table 3-9, Allocation of FC Credits. First row cell text changed. Changed to: "Sixteen credit units to support tail write at wire speed."
		Section 6.11.1, Compatibility (Word 0x03). Word description updated.
		 Section 6.11.2, Port Identification LED blinking (Word 0x04). Word description updated.
		Section 6.11.6.1, Setup Options PCI Function 0 (Word 0x30). Bits 2:0 redefined.
		Section 7.2.2.3.9, PAYLEN (18). Note text updated.
		Section 8.12.16, Tx Descriptor Completion Write-Back Address Low - TDWBAL (0xE038 + 0x40*n [n=07]; R/W). 32:2 bit description updated.
		• Section 8.22.4, Management Control Register - MANC (0x5820; RW). Bit expression (20:2019) a typo. Corrected to 20:19.
		 Table 11-24, Discrete/Integrated Magnetics Specifications. Added table, section with complete information on magnetics.
		Section 12.4.1.6, Load Capacitance. Text updated (formula corrected).
2.47	4/6/2011	Section 11.7.4, Package Schematics. Figure updated. Extraneous circle removed.
2.48	5/10/2011	Section 6.11.2, Port Identification LED blinking (Word 0x04). Text in section updated to better describe behavior.
2.49	8/22/2011	Table 6-2; 0x23 link fixed.
		Section 8.5.5, Flow Control Receive Threshold Low - FCRTL0 (0x2160; R/W). Phrase changed: "1b (at least 16 bytes)" to "3b (at least 48 bytes)".
		• Table 10-2: In third row, existing text the existing text: "Supports counter 2 and also supports the following counters only when the OS is down: 1, 6, 7" has been changed to: "Supports the following counters: 1, 2, 6, 7.
		• Section 13.2, Note added at end of section: "For the 82580EB/DB, Tjmax is calculated at 123 ° C."



Rev	Date		Notes
2.50	10/20/2011		More Preboot data added to feature summary on page 1. Section 1.4.2, Network Interfaces. Note added. States that old MDI flipchip option not supported.
			Section 1.4.3, EEPROM Interface. Note on EEPROMless support added. States clearly that EEPROMless mode is not supported.
			 Section 1.4.5, SMBus Interface. Statement added. Makes performance requirement clear: "For best performance, each 82580EB/DB should have its own dedicated SMBus link to the SMBus master device."
			Section 1.6.12.2, Time SYNC (IEEE1588 and IEEE 802.1AS). Statement added. Clearly defines the limited nature of 1588 support.
			Table 2-6, Miscellaneous Pins. Note added to TSENSP; Note states limits of TSENSP/Z use. Refers to thermal chapter.
			 Table 2-10, Analog Pins. Error corrected. RSVD_TX_TCLK clock speed indicated as 125 MHz instead of 1.25 MHz.
			 Section 2.5, Pin List (Alphabetical), Section 2.6, Ball-Out. Note added. Makes clear statement about proper handling for 'unused pins'.
			 Section 6.2.15, PCIe Init Configuration 2 Word (Word 0x19). Note added to IO_Sup, bit14. The note defines 'disable I/O mode'.
			 Section 6.2.22, Functions Control (Word 0x21), bit 9 description; Section 9.4.11.2, 64-bit BARs Mode Mapping, bit 3 description. Description has been changed. New text for both: "This bit should be set only on systems that do not generate prefetchable cycles."
			 Table 8-10, Usable FLASH Size and CSR Mapping Window Size. Table added to Datasheet.
			 Section 11.3, Power Delivery. Sentence added. Makes the following clear statement about power delivery: "The device requires the following power supplies: 3.3v, 1.8v, 1.0v. All 82580EB/DB power should be derived from AUX power."
2.51	September 7, 2012		Section 2.1.4, NC-SI Interface Pins. Notes added. They specify pull-ups/ downs used when NC-SI is disconnected.
			 Section 5.5.5, Timing Requirements, Section 5.5.6, Timing Guarantees; both added to the datasheet.
			 Section 8.8.10, Interrupt Cause Set Register - ICS (0x1504; WO), Section 8.8.11, Interrupt Mask Set/Read Register - IMS (0x1508; R/W), Section 8.8.12, Interrupt Mask Clear Register - IMC (0x150C; WO); Time Sync Bit [19] added to the datasheet for all three registers.
			Section 9.6.4.2, LTR Capabilities (0x1C4; RW). Description of Bits 15:13 and 31:29 corrected to RO.
2.6	June 2014		 Revised sections: 6.2.17 3.2.1.1.4 3.5.6.3.1 7.8.9 3.5.6.4 (new) Revised tables: 2-15 7-6
2.7	September 2015		Revised sections 6.11.7 Revised Table 11-22
			1011001 10010 11 11



Contents

1.0	Introduction	.19
1.1 1.2	Scope	. 20
1.2	Terminology and Acronyms 1.2.1 External Specification and Documents	. ZU
1.3	Product Overview	. 22
1.4	External Interface	. 22
	1.4.1 PCIe Interface	. 23
	1.4.2 Network Interfaces	. 23
	1.4.3 EEPROM Interface	
	1.4.4 Serial Flash Interface	. 23
	1.4.5 SMBus Interface	. 24
	1.4.6 NC-SI Interface	. 24
	1.4.7 MDIO/I ² C 2 wires Interfaces	. 24
	1.4.9 LEDs Interface	. 24
1.5	Features	. 22
1.6	Overview of Changes Compared to the 82576	. 28
-10	1.6.1 Network Interface	. 28
	1.6.2 HOST Interface	. 29
	1.6.3 Boundary Scan	. 30
	1.6.4 Performance Features	. 30
	1.6.5 Receive and Transmit Queues	. 30
	1.6.6 Virtualization	. 31
	1.6.7 Malicious Driver Detection	. 31
	1.6.8 2-tuple filtering	. JI
	1.6.10 Quality of Service	. 31
	1.6.11 Manageability	. 32
	1.6.12 Embedded Features	. 32
	1.6.13 Power Saving	. 34
1.7	Device Data Flows	. 35
	1.7.1 Transmit Data Flow	. 35
	1.7.2 Receive Data Flow	. 35
2.0	Pin Interface	
2.1	Pin Assignment	. 37
	2.1.1 PCIe	. 37
	2.1.2 Flash and EEPROM Ports	. 38
	2.1.3 System Management Bus (SMB) Interface	. 39
	2.1.4 NC-SI Interface Pins	. 39
	2.1.5 Miscellaneous Pins	. 40
	2.1.6 SERDES/SGMII Pins	. 41
	2.1.7 SFP Pins	. 43
	2.1.9 Testability Pins	. 44 10
	2.1.10 Power Supply and Ground Pins	. 50
2.2	Pullups/Pulldowns	. 50
2.2 2.3	Strapping	. 53
24	Interface Diagram	. 54
2.5 2.6	Pin List (Alphabetical)	. 55
2.6	Ball-Out`	. 57
3.0	Interconnects	.59
3.1	PCIe	. 59
	3.1.1 PCIe Overview	. 59
	3.1.2 Functionality - General	. 61
	3.1.3 Host Interface	. 62
	3.1.4 Transaction Layer	. 65
	3.1.5 Data Link Layer	. /2
	3.1.7 Error Events and Error Reporting	
	3.1.8 PCIe Power Management	. / / ខ្ល
	3.1.9 PCIe Programming Interface	
3.2	Management Interfaces	. 82
	3.2.1 SMBus	. 82
	3.2.2 NC-SI	
3.3	Flash / EEPROM	
	3.3.1 EEPROM Interface	
	3.3.2 Shared EEPROM	
	3.3.3 Vital Product Data (VPD) Support	
	3.3.5 Shared FLASH	