



Intel® Platform Controller Hub EG20T

Datasheet

July 2012



INFORMATION IN THIS DOCUMENT IS PROVIDED IN CONNECTION WITH INTEL PRODUCTS. NO LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE, TO ANY INTELLECTUAL PROPERTY RIGHTS IS GRANTED BY THIS DOCUMENT. EXCEPT AS PROVIDED IN INTEL'S TERMS AND CONDITIONS OF SALE FOR SUCH PRODUCTS, INTEL ASSUMES NO LIABILITY WHATSOEVER AND INTEL DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY, RELATING TO SALE AND/OR USE OF INTEL PRODUCTS INCLUDING LIABILITY OR WARRANTIES RELATING TO FITNESS FOR A PARTICULAR PURPOSE, MERCHANTABILITY, OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

A "Mission Critical Application" is any application in which failure of the Intel Product could result, directly or indirectly, in personal injury or death. SHOULD YOU PURCHASE OR USE INTEL'S PRODUCTS FOR ANY SUCH MISSION CRITICAL APPLICATION, YOU SHALL INDEMNIFY AND HOLD INTEL AND ITS SUBSIDIARIES, SUBCONTRACTORS AND AFFILIATES, AND THE DIRECTORS, OFFICERS, AND EMPLOYEES OF EACH, HARMLESS AGAINST ALL CLAIMS COSTS, DAMAGES, AND EXPENSES AND REASONABLE ATTORNEYS' FEES ARISING OUT OF, DIRECTLY OR INDIRECTLY, ANY CLAIM OF PRODUCT LIABILITY, PERSONAL INJURY, OR DEATH ARISING IN ANY WAY OUT OF SUCH MISSION CRITICAL APPLICATION, WHETHER OR NOT INTEL OR ITS SUBCONTRACTOR WAS NEGLIGENT IN THE DESIGN, MANUFACTURE, OR WARNING OF THE INTEL PRODUCT OR ANY OF ITS PARTS.

Intel may make changes to specifications and product descriptions at any time, without notice. Designers must not rely on the absence or characteristics of any features or instructions marked "reserved" or "undefined". Intel reserves these for future definition and shall have no responsibility whatsoever for conflicts or incompatibilities arising from future changes to them. The information here is subject to change without notice. Do not finalize a design with this information.

The products described in this document may contain design defects or errors known as errata which may cause the product to deviate from published specifications. Current characterized errata are available on request.

Contact your local Intel sales office or your distributor to obtain the latest specifications and before placing your product order.

Copies of documents which have an order number and are referenced in this document, or other Intel literature, may be obtained by calling 1-800-548-4725, or go to: <http://www.intel.com/design/literature.htm>

Intel processor numbers are not a measure of performance. Processor numbers differentiate features within each processor family, not across different processor families. Go to: <http://www.intel.com/products/processor%5Fnumber/> for details.

α Intel® Hyper-Threading Technology requires an Intel® HT Technology enabled system. Check with your PC manufacturer. Performance will vary depending on the specific hardware and software used. Not available on Intel® Core™ i5-750. For more information including details on which processors support Intel® HT Technology, visit <http://www.intel.com/technology/platform-technology/hyper-threading/index.htm>.

β Intel® High Definition Audio requires an Intel® HD Audio enabled system. Consult your PC manufacturer for more information. Sound quality will depend on equipment and actual implementation. For more information about Intel® HD Audio, refer to <http://www.intel.com/design/chipsets/hdaudio.htm>.

γ Intel® 64 architecture requires a system with a 64-bit enabled processor, chipset, BIOS and software. Performance will vary depending on the specific hardware and software you use. Consult your PC manufacturer for more information. For more information, visit <http://developer.intel.com/technology/intel64/index.htm>.

δ Intel® Virtualization Technology requires a computer system with an enabled Intel® processor, BIOS and virtual machine monitor (VMM). Functionality, performance or other benefits will vary depending on hardware and software configurations. Software applications may not be compatible with all operating systems. Consult your PC manufacturer. For more information, visit <http://www.intel.com/technology/virtualization/server/>.

ε The original equipment manufacturer must provide Intel® Trusted Platform Module (Intel® TPM) functionality, which requires an Intel® TPM-supported BIOS. Intel® TPM functionality must be initialized and may not be available in all countries.

θ For Enhanced Intel SpeedStep® Technology, see the Processor Spec Finder at <http://ark.intel.com/>, or contact your Intel representative for more information.

I²C is a two-wire communications bus/protocol developed by Philips. SMBus is a subset of the I²C bus/protocol and was developed by Intel. Implementations of the I²C bus/protocol may require licenses from various entities, including Philips Electronics N.V. and North American Philips Corporation.

BunnyPeople, Celeron, Celeron Inside, Centrino, Centrino Inside, Cilk, Core Inside, i960, Intel, the Intel logo, Intel AppUp, Intel Atom, Intel Atom Inside, Intel Core, Intel Inside, the Intel Inside logo, Intel NetBurst, Intel NetMerge, Intel NetStructure, Intel SingleDriver, Intel SpeedStep, Intel Sponsors of Tomorrow, the Intel Sponsors of Tomorrow logo, Intel StrataFlash, Intel vPro, Intel XScale, InTru, the InTru logo, the InTru Inside logo, InTru soundmark, Itanium, Itanium Inside, MCS, MMX, Moblin, Pentium, Pentium Inside, skool, the skool logo, Sound Mark, The Creators Project, The Journey Inside, vPro Inside, VTune, Xeon, and Xeon Inside are trademarks of Intel Corporation in the U.S. and/or other countries.

*Other names and brands may be claimed as the property of others.

Microsoft, Windows, and the Windows logo are trademarks, or registered trademarks of Microsoft Corporation in the United States and/or other countries.

Copyright © 2009-2012, Intel Corporation and/or its suppliers and licensors. All rights reserved.



Contents

1.0 Overview	45
1.1 Reference Documents	47
1.2 Features	47
1.3 Devices and Functions	51
2.0 PCI Express* Bridge	55
2.1 Overview	55
2.2 Additional Clarification	55
2.3 Register Address Map	55
2.3.1 PCI Configuration Registers	55
2.4 PCI Configuration Registers	57
2.4.1 VID— Vendor Identification Register	57
2.4.2 DID— Device Identification Register	57
2.4.3 PCICMD— PCI Command Register	57
2.4.4 PCISTS—PCI Status Register	58
2.4.5 RID— Revision Identification Register	59
2.4.6 CC— Class Code Register	59
2.4.7 MLT— Master Latency Timer Register	60
2.4.8 HEADTYP— Header Type Register	60
2.4.9 PBN— Primary Bus Number Register	60
2.4.10 SDBN— Secondary Bus Number Register	61
2.4.11 SBBN— Subordinate Bus Number Register	61
2.4.12 SDLT— Secondary Latency Timer Register	61
2.4.13 IOBS— I/O Base Register	61
2.4.14 IOLMT— I/O Limit Register	62
2.4.15 SDSTS— Secondary Status Register	62
2.4.16 MBS— Memory Base Register	63
2.4.17 MLMT— Memory Limit Register	64
2.4.18 PMBS— Prefetchable Memory Base Register	64
2.4.19 PMLMT— Prefetchable Memory Limit Register	64
2.4.20 PMUBS— Prefetchable Memory Base Upper 32-bit Register	65
2.4.21 PMULMT— Prefetchable Memory Limit Upper 32-bit Register	65
2.4.22 IOUBS— I/O Base Upper 16-bit Register	65
2.4.23 IOULMT— I/O Limit Upper 16-bit Register	65
2.4.24 CAP_PTR— Capabilities Pointer Register	66
2.4.25 INT_LN— Interrupt Line Register	66
2.4.26 INT_PN— Interrupt Pin Register	66
2.4.27 BRG_CTL— Bridge Control Register	66
2.4.28 PM_CAPID—PCI Power Management Capability ID Register	67
2.4.29 NXT_PTR1—Next Item Pointer #1 Register	67
2.4.30 PM_CAP—Power Management Capabilities Register	68
2.4.31 PWR_CNTL_STS—Power Management Control/Status Register	68
2.4.32 PCIe_CAPID—PCIe Capability ID Register	69
2.4.33 PCIe_NPR—PCIe Next Item Pointer Register	69
2.4.34 PCIe_CP—PCIe Capabilities Register	70
2.4.35 PCIe_DCP—PCIe Device Capabilities Register	70
2.4.36 PCIe_DCT—PCIe Device Control Register	73
2.4.37 PCIe_DST—PCIe Device Status Register	75
2.4.38 PCIe_LCP—PCIe Link Capabilities Register	76
2.4.39 PCIe_LCT—PCIe Link Control Register	78
2.4.40 PCIe_LST—PCIe Link Status Register	80
2.4.41 PCIe_DCP2—PCIe Device Capabilities 2 Register	81



2.4.42	PCIe_DCT2—PCIe Device Control 2 Register.....	82
2.4.43	PCIe_LCT2—PCIe Link Control 2 Register.....	83
2.4.44	PCIe_LST2—PCIe Link Status 2 Register	85
3.0	Packet Hub	87
3.1	Overview	87
3.2	Register Address Map.....	88
3.2.1	PCI Configuration Registers	88
3.2.2	Memory-Mapped I/O Registers (BAR: MEM_BASE)	89
3.2.2.1	Queue Control Register	89
3.2.2.2	Device Control Registers	89
3.3	Registers	91
3.3.1	PCI Configuration Registers	91
3.3.1.1	VID— Vendor Identification Register	91
3.3.1.2	DID— Device Identification Register.....	91
3.3.1.3	PCICMD— PCI Command Register.....	91
3.3.1.4	PCISTS—PCI Status Register.....	92
3.3.1.5	RID— Revision Identification Register.....	93
3.3.1.6	CC— Class Code Register	93
3.3.1.7	MLT— Master Latency Timer Register.....	94
3.3.1.8	HEADTYP— Header Type Register	94
3.3.1.9	MEM_BASE— MEM Base Address Register	94
3.3.1.10	ROM_BASE— Extended ROM Base Address Register	95
3.3.1.11	SSVID— Subsystem Vendor ID Register	95
3.3.1.12	SSID— Subsystem ID Register.....	95
3.3.1.13	CAP_PTR— Capabilities Pointer Register	96
3.3.1.14	INT_LN— Interrupt Line Register	96
3.3.1.15	INT_PN— Interrupt Pin Register	96
3.3.1.16	MSI_CAPID—MSI Capability ID Register	96
3.3.1.17	MSI_NPR—MSI Next Item Pointer Register.....	97
3.3.1.18	MSI_MCR—MSI Message Control Register	97
3.3.1.19	MSI_MAR—MSI Message Address Register	98
3.3.1.20	MSI_MD—MSI Message Data Register	98
3.3.1.21	PM_CAPID—PCI Power Management Capability ID Register	98
3.3.1.22	PM_NPR—PM Next Item Pointer Register	99
3.3.1.23	PM_CAP—Power Management Capabilities Register	99
3.3.1.24	PWR_CNTL_STS—Power Management Control/Status Register.....	100
3.3.2	Memory-Mapped I/O Registers (BAR: MEM_BASE)	100
3.3.2.1	Packet Hub ID Register	100
3.3.2.2	Queue Priority Value Register.....	101
3.3.2.3	Upstream Queue Max Size Register.....	101
3.3.2.4	Downstream Queue Max Size Register.....	102
3.3.2.5	Completion Response Time-out Register	103
3.3.2.6	Device Read Pre-Fetch Control Register	103
3.3.2.7	Dead Lock Avoid Type Selector Register	104
3.3.2.8	Interrupt Pin Register Write Permit Register 0	105
3.3.2.9	Interrupt Pin Register Write Permit Register 1	105
3.3.2.10	Interrupt Pin Register Write Permit Register 2	106
3.3.2.11	Interrupt Pin Register Write Permit Register 3	106
3.3.2.12	Interrupt Reduction Control Register	107
3.4	Functional Description	107
3.4.1	QoS.....	107
3.4.1.1	Related Registers	108
3.4.2	Interrupt Reduction Mechanism	109
3.4.2.1	Related Registers	111
4.0	Serial ROM Interface.....	113
4.1	Overview	113
4.1.1	Terminal Connection When Not Connecting Serial ROM	113



4.1.2	Serial ROM Address Map Structure	113
4.1.2.1	Option ROM Space	114
4.1.2.2	Initialize Data Space	114
4.1.2.3	Control Space.....	116
4.2	Functional Description.....	116
4.2.1	Operation Mode	116
4.2.2	ROM Mode	117
4.2.2.1	The Serial ROM Writing Method.....	117
4.2.2.2	Special Address	119
4.2.3	Example of Serial ROM Data	120
4.2.3.1	When Not Using Initialize Function	120
4.2.3.2	Only MAC Address Set	120
4.2.3.3	Only Subsystem ID or Subsystem Vendor ID Set.....	121
4.2.3.4	MAC Address & Subsystem ID or Subsystem Vendor ID Set.....	121
5.0	Clocks.....	123
5.1	Overview	123
5.2	Clock Description	123
5.3	Clock Block Diagram.....	124
5.4	Registers.....	125
5.4.1	Memory-Mapped I/O Registers.....	125
5.4.1.1	Clock Configuration Register (CLKCFG)	125
5.5	Functional Description.....	126
5.5.1	System Clock	126
5.5.1.1	Packet Hub Clock	126
5.5.1.2	Internal BUS Clock of Each Function	126
5.5.2	Peripheral Clock.....	126
5.5.2.1	Baud Rate Clock (UART/CAN)	126
5.5.2.2	UART Clock Selection Sequence Without PLL Setting	131
5.5.2.3	UART Clock Selection Sequence With PLL Setting	131
5.5.2.4	Gigabit Ethernet Transmission Clock Control.....	131
5.5.2.5	SDIO Clock Control	132
6.0	Power Management.....	135
6.1	Features	135
6.1.1	Pin Description	135
6.2	Functional Description.....	135
6.2.1	Device State.....	135
6.2.1.1	Theory of Operation	135
6.2.2	Sleep States.....	137
6.2.2.1	Power Planes.....	137
6.2.2.2	Power Sequence with Wake-up Function	139
6.2.2.3	Power Sequence with no Wake-up Function	139
6.2.2.4	Wake-Up Event.....	140
6.2.2.5	Hardware and Software Operation	141
7.0	SATA	143
7.1	Overview	143
7.2	Register Address Map	143
7.2.1	PCI Configuration Registers	143
7.2.2	I/O Registers.....	144
7.2.3	Memory-Mapped I/O Registers (BAR: MEM_BASE).....	144
7.3	Registers.....	146
7.3.1	PCI Configuration Registers	146
7.3.1.1	VID— Vendor Identification Register	146
7.3.1.2	DID— Device Identification Register	147
7.3.1.3	PCICMD— PCI Command Register	147
7.3.1.4	PCISTS—PCI Status Register	148



7.3.1.5	RID— Revision Identification Register.....	148
7.3.1.6	CC— Class Code Register	149
7.3.1.7	MLT— Master Latency Timer Register	149
7.3.1.8	HEADTYP— Header Type Register	149
7.3.1.9	IO_BASE— I/O Base Address Register	150
7.3.1.10	MEM_BASE— MEM Base Address Register	150
7.3.1.11	SSVID— Subsystem Vendor ID Register	150
7.3.1.12	SSID— Subsystem ID Register	151
7.3.1.13	ROM_BASE— Extended ROM Base Address Register	151
7.3.1.14	CAP_PTR— Capabilities Pointer Register	151
7.3.1.15	INT_LN— Interrupt Line Register	151
7.3.1.16	INT_PN— Interrupt Pin Register	152
7.3.1.17	MSI_CAPID—MSI Capability ID Register	152
7.3.1.18	MSI_NPR—MSI Next Item Pointer Register.....	152
7.3.1.19	MSI_MCR—MSI Message Control Register	152
7.3.1.20	MSI_MAR—MSI Message Address Register	153
7.3.1.21	MSI_MD—MSI Message Data Register	153
7.3.1.22	PM_CAPID—PCI Power Management Capability ID Register	154
7.3.1.23	PM_NPR—PM Next Item Pointer Register	154
7.3.1.24	PM_CAP—Power Management Capabilities Register	154
7.3.1.25	PWR_CNTL_STS—Power Management Control/Status Register.....	155
7.3.1.26	SATA_CAPID—SATA Capability ID Register	155
7.3.1.27	SATA_NPR—SATA Next Item Pointer Register.....	156
7.3.1.28	SATA_MAJREV_MINREV—Major Revision Number and Minor Revision Number of the SATA Capability Pointer Register	156
7.3.1.29	SATA_BAROFST_BARLOC—SATA BAR Offset and BAR Location Register	156
7.3.2	I/O Registers	157
7.3.2.1	AHCI Index Register	157
7.3.2.2	AHCI Index Data Register	158
7.3.3	Memory-Mapped I/O Registers (BAR: MEM_BASE)	158
7.3.3.1	HBA Capabilities Register	158
7.3.3.2	Global HBA Control Register.....	159
7.3.3.3	Interrupt Status Register.....	160
7.3.3.4	Ports Implemented Register.....	161
7.3.3.5	AHCI Version Register	161
7.3.3.6	Command Completion Coalescing Control	161
7.3.3.7	Command Completion Coalescing Ports	162
7.3.3.8	BIST Activate FIS Register.....	163
7.3.3.9	BIST Control Register.....	164
7.3.3.10	BIST FIS Count Register	166
7.3.3.11	BIST Status Register.....	166
7.3.3.12	BIST DWORD Error Count Register	167
7.3.3.13	OOB Register	167
7.3.3.14	Timer 1 ms Register	168
7.3.3.15	Global Parameter 1 Register	168
7.3.3.16	Global Parameter 2 Register	169
7.3.3.17	Port Parameter Register	170
7.3.3.18	Test Register	171
7.3.3.19	Version Register	172
7.3.3.20	ID Register	173
7.3.3.21	Port# Command List Base Address Register (P#CLB)	173
7.3.3.22	Port# Command List Base Address Upper 32-Bits Register (P#CLBU).....	173
7.3.3.23	Port# FIS Base Address Register (P#FB)	174
7.3.3.24	Port# FIS Base Address Upper 32-Bits Register (P#FBU)	174
7.3.3.25	Port# Interrupt Status Register (P#IS).....	174
7.3.3.26	Port# Interrupt Enable Register (P#IE)	176
7.3.3.27	Port# Command Register (P#CMD).....	178
7.3.3.28	Port# Task File Data Register (P#TFD)	182